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Implantable medical devices provide therapy to treat numerous health conditions as well as monitoring and diagnosis. Over
the years, the development of these devices has seen remarkable progress thanks to tremendous advances in microelectronics,
electrode technology, packaging and signal processing techniques. Many of today’s implantable devices use wireless technology to
supply power and provide communication. There are many challenges when creating an implantable device. Issues such as reliable
and fast bidirectional data communication, efficient power delivery to the implantable circuits, low noise and low power for the
recording part of the system, and delivery of safe stimulation to avoid tissue and electrode damage are some of the challenges faced
by the microelectronics circuit designer. This paper provides a review of advances in microelectronics over the last decade or so
for implantable medical devices and systems. The focus is on neural recording and stimulation circuits suitable for fabrication in
modern silicon process technologies and biotelemetry methods for power and data transfer, with particular emphasis on methods
employing radio frequency inductive coupling.Thepaper concludes by highlighting some of the issues thatwill drive future research
in the field.
1. Introduction
Neuroengineering, the application of engineering techniques
to understand, repair, replace, enhance, or otherwise exploit
the properties of neural systems, is a topic that is currently
generating considerable interest in the research community.
The nervous system is a complex network of neurons and
glial cells. It comprises the central nervous system (brain and
spinal cord) and the peripheral nervous system. Injuries or
diseases that affect the nervous system can result in some of
themost devastatingmedical conditions. Conditions, such as
stroke, epilepsy, spinal cord injury, and Parkinson’s disease,
to name but a few, as well as more general symptoms such
as pain and depression, have been shown to benefit from
implantablemedical devices.These devices are used to bypass
dysfunctional pathways in the nervous system by applying
electronics to replace lost function.
The first implantable medical devices were introduced
in the late 1950s with the advent of the heart pacemaker
[1, 2] and subsequently the cochlear implant [3, 4]. Both have
restored functionality for hundreds of thousands of patients.
A pacemaker uses electronics and sensors to continuously
monitor the heart’s electrical activity and when arrhythmia
is detected, electrical stimulus is applied to the heart (via
electrodes) to regulate its speed. A cochlear implant uses
electronics to detect and encode sound and then stimulate
the auditory nerve to enable deaf individuals to hear. Thanks
to remarkable advances in microelectronics, electrode tech-
nology, packaging, and biomedical signal processing, active
implantable medical devices have developed into advanced
systems, employing wireless telemetry for transmission of
data and sometimes power.
The success of cochlear implants has inspired the develop-
ment of implantable devices for restoring other basic human
sensations. Visual prosthesis translates camera input into
electrical stimulation to the visual nervous system to create
pixelized vision [5, 6], while vestibular prosthesis connects
motion sensors to vestibular nerves to restore balance sen-
sation [7, 8]. Another example is deep brain stimulation
(DBS) that has been shown to provide therapeutic benefits for
otherwise treatment-resistant neurological disorders such as
Parkinson’s disease, tremor, and dystonia [9]. In current clin-
ical DBS systems, high frequency stimulation (>100Hz) pro-
duced by a pulse generator (stimulator) is continuously
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applied via deep brain electrodes to the targeted tissue area in
the brain (Figure 1). The characteristics of these pulses (e.g.,
frequency, pulse duration, and intensity) are programmed
into the stimulator (implanted in the chest area) and adjusted
via an external programmer. DBS emerged from heart pace-
maker technology and hence is also called a brain pacemaker.
Current developments are focused on the design of cranial-
mounted inductively-poweredDBS systems [10] to reduce the
length of the leads from the stimulator to the electrodes and
novel stimulation techniques using high-density segmented
electrodes, which can enable current-steering and electric
field shaping capability [11, 12]. In addition, recent papers
have reported the development of prototype closed-loop (i.e.,
sense and stimulate) neuroprosthetic devices for applications
such as vestibular prosthesis [13] and epilepsy [14, 15]. In the
case of epilepsy, the device uses implantable multielectrode
arrays and amplifiers to record electrical signals fromneurons
in the brain. The recorded data is then processed to extract
important events, which, for example, predict the onset of
an epileptic seizure, and electrical stimulation is applied to
inhibit the attack.
This paper provides a review of advances in microelec-
tronics for implantable medical devices and systems. The
focus is limited to neural recording and stimulation circuits
suitable for fabrication in modern silicon process technolo-
gies and biotelemetry methods for power and data transfer.
After this introductory part, Section 2 reviews several tech-
niques and circuit topologies for neural recording, including
methods for on-chip data reduction to reduce the bandwidth
requirements of the wireless transmission link. Section 3
covers advances in neural stimulation circuits and Section 4
discusses biotelemetrymethods includingwireless power and
data transmission by inductive coupling. Finally, conclusions
are drawn in Section 5 including some suggestions for future
research.
2. Neural Amplifiers
Neural signals are low frequency and low amplitude sig-
nals. For example, the amplitude of the electroneurogram
(ENG) recorded with implanted cuff electrodes [16, 17] is
typically in the region of 1𝜇V, with most energy concen-
trated between 300Hz and 5 kHz. Even when recording
neural activity with penetrating microelectrodes such as the
Utah Electrode Array [18, 19] or the NeuroNexus penetrat-
ing probes (http://www.neuronexustech.com/), the recorded
neural action potentials often have amplitudes of only a few
tens of microvolts. Hence, circuits for neural signal amplifi-
cationmust have low noise performance and additionally low
power consumption so that battery life is prolonged, espe-
cially in implantable systems (e.g., implantable loop recorder
for long-term monitoring of the heart’s electrical activity
[20]). In addition, front-end neural amplifiers are required to
reject electrode offsets or common-mode interference. Both
clock-based and continuous-time techniques have been used
in the design of neural amplifiers.
2.1. Clock-Based Techniques. The noise in CMOS transistors
is usually dominated by flicker (1/𝑓) noise up to relatively
Pulse generator
DBS electrode
Figure 1: A DBS implant typically consists of an implanted
pulse generator which generates electrical pulses for stimulation,
a set of connection cables, and an electrode rod which delivers
the stimulation pulses to the brain target area. Image source:
http://cdn.physorg.com/.
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Figure 2: Cycling ofMOS gate bias (left) and application to anOTA.
high frequencies of the order of several tens of kHz [21]. This
is particularly troublesome for the design of low frequency,
low noise analog circuits. Typically, p-channel transistors
have less 1/𝑓 noise than n-channel transistors. Various clock-
based techniques have been developed to reduce the effects
of 1/𝑓 noise. Noise reduction based on physical effects
(switched biasing), chopper modulation and autozeroing, are
amongst these techniques.
The switched biasing technique (Figure 2) reduces the
1/𝑓 noise of a MOS transistor by cyclically increasing and
decreasing its gate bias so that the device alternates between
strong inversion and accumulation [22]. The transistor noise
ismodulated by the switching signal.The switching operation
is represented as a multiplication of the 1/𝑓 noise current
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Figure 3: Block diagram of a chopper amplifier.
(𝐼noise) with the switching signal 𝑚(𝑡). For a square-wave
signal with 50% duty cycle
𝑚(𝑡) =
1
2
+
2
𝜋
sin (2𝜋𝑓
𝑠
𝑡) +
2
3𝜋
sin (6𝜋𝑓
𝑠
𝑡)
+
2
5𝜋
sin (10𝜋𝑓
𝑠
𝑡) + ⋅ ⋅ ⋅ ,
(1)
where 𝑓
𝑠
is the switching frequency. If 𝑓
𝑠
is set sufficiently
high, the baseband noise reduces by half and any modulation
effects represented by the sine terms in (1) remain outside
the bandwidth of interest and can be removed by filtering.
Switched biasing improves noise performance at low frequen-
cies but requires a high speed clock applied to the gate (or
bulk) of the transistor with potential problems due to charge
feedthrough and additional noise originating from the driver
circuit. In addition to reducing the intrinsic 1/𝑓 noise, the
switched biasing technique reduces power consumption [22].
A switched biasing amplifier demonstrating input-referred
noise reduction at low frequencies (<100Hz) is described in
[23]. It uses two operational amplifiers (opamps) configured
as buffers linked via resistors.The first stage of each opamp is
an operational transconductance amplifier (OTA) circuit of
the type shown in Figure 2 where switched biasing is applied
to the p-channel transistor supplying the tail current 𝐼bias.
Further noise reduction could be achieved by cycling the volt-
age bias applied to the bulk terminals of the differential pair
input transistors.
The chopper technique is also based on signal modula-
tion. The technique enables the design of amplifiers with
high common-mode rejection ratio (CMRR) performance. A
block diagram of the chopper amplifier is shown in Figure 3
[24]. Before amplification, the amplifier input signal is
modulated by a square-wave signal of frequency 𝑓
𝑠
that is
much higher than the baseband frequencies of interest. The
chopping signal may be represented as in (1). The upcon-
verted signal is then amplified and bandpass filtered. The
modulated signal spectrum is located at frequencies higher
than the 1/𝑓 noise corner. After amplification, the signal is
converted back to baseband by multiplication with the same
modulation waveform used for upconversion. Lowpass filter-
ing restores the desired signal. The technique reduces both
1/𝑓 noise and amplifier dc offset voltages, but the noise
performance is ultimately limited by the noise floor of the
amplifier. In addition, practical nonidealities, including the
finite amplifier bandwidth, can lead to signal distortion.
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Figure 4: Amplifier with 1/𝑓 noise reduction and electrode offset
elimination [28].
Several integrated neural amplifiers employing the chop-
per technique have been described for recording from both
implanted and surface electrodes [25–30]. The design in
[28] employs an ac-coupled chopping technique to reject
electrode offsets and achieve low noise performance. The
concept of this technique is shown in Figure 4. The system
consists of a feedforward stage and a feedback stage. To
suppress the 1/𝑓 noise of the instrumentation amplifier
(IA), the feedforward stage employs an input chopper and
an output chopper. To eliminate the electrode offset, the
feedback stage employs a lowpass OTA stage followed by a
chopper stage. The operation of the circuit is as follows. The
input differential electrode offset (𝑉el offset) is modulated by
the input chopper and appears across resistor 𝑅
1
. By action
of the current-feedback the current through 𝑅
1
is copied
to 𝑅
2
and defines the output voltage after demodulation by
the output chopper. The lowpass OTA stage filters the dc
component of the output and converts it into current. The
OTA output current is in turn modulated by a chopper
stage. In the steady state, the current supplied by the OTA
is 𝑉el offset/𝑅1. As a result, no current is supplied by the IA
and the current passing through 𝑅
2
is zero, so the output
(𝑉out) is zero. The neural amplifier in [29] uses chopper
modulation and switched-capacitor techniques to reduce the
1/𝑓noise and achieve frequency tuning.The circuit is capable
of simultaneous recording of extracellular unit spikes (action
potentials) and local field potentials (low frequency signals
in the 1Hz to 100Hz range). Another publication applies
chopper stabilization with a distortion cancelling technique
to the design of a front-end transimpedance amplifier for
current-mode biosensors [30]. It achieves both low noise and
low distortion performance at minimum current consump-
tion. The cancellation technique reduces the distortion and,
combinedwith chopping, substantially reduces the 1/𝑓noise.
For a current consumption of 50 𝜇A, it is shown that the
input-referred noise density without cancelling and chopping
at 10Hz is 29 pA/√(Hz) and reduces to 3 pA/√(Hz) when
both techniques are employed.The total harmonic distortion
for a peak current of 1 𝜇A is −55 dB.
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Figure 5: Autozero amplifier.
The autozeroing technique is shown in Figure 5. During
sampling phase (𝜙
1
), the amplifier is configured as a unity
gain buffer and the input noise is sampled. During the
amplification phase (𝜙
2
), the noise sample is subtracted from
the instantaneous amplifier input noise. As the sampling
frequency chosen is higher than the 1/𝑓 noise frequency the
sample is highly correlated to the instantaneous noise and
the low frequency noise is cancelled. A detailed analysis of
the autozeroing technique is given in [31]. A drawback of the
technique is that high frequency white noise is undersam-
pled and folded back into the baseband where it increases
the noise floor. A bandpass micropower neural amplifier
employing autozeroing and featuring variable-gain capability
is presented in [32]. An interesting design of a low voltage,
low noise amplifier combining autozeroing and chopping
stabilization is described in [33].
2.2. Continuous-Time Techniques. The noise reduction tech-
niques described above require a clock generation circuit
and thus suffer from potential problems associated with high
frequency interference and clock feedthrough. In addition,
high frequency switching circuits can increase the complexity
and power consumption of the design. As an alternative,
continuous-time techniques have been extensively used in
the design of neural amplifiers. The classic circuit is the ac-
coupledOTA-based neural amplifierwith capacitive feedback
shown in Figure 6 [34]. The circuit is built around a single
stage OTA in CMOS technology. The ratio of capacitors 𝐶
1
and 𝐶
2
sets the midband gain of the bandpass response. The
input is capacitively coupled through 𝐶
1
, so any dc offset
from the electrode-tissue interface is removed (𝐶
1
should
be made much smaller than the electrode impedance to
minimize signal attenuation). Transistors𝑀
𝑎
–𝑀
𝑑
implement
MOS pseudoresistors with an extremely large incremental
resistance (>1012Ω). This allows the cutoff frequency of the
input high-pass filters (i.e., ac-coupled stage) to be set to
the millihertz region. The lower cutoff frequency is set by
the product of 𝐶
2
and the MOS pseudoresistor implemented
by 𝑀
𝑎
and 𝑀
𝑏
. The upper cutoff frequency is a function
of the load capacitance (𝐶
𝐿
), the OTA transconductance
(𝐺
𝑚
), and the midband gain (𝐶
1
/𝐶
2
). To reduce the effect
of 1/𝑓 noise, the OTA input transistors should be p-channel
OTA
MOS pseudoresistor 
Vout
+
−Vin
Vref
C2
C2
C1
C1
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CL
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Figure 6: OTA-based amplifier with capacitive feedback [34].
devices with large gate areas. Numerous designs of neural
amplifier based on the circuit in Figure 6 or with some
variations (e.g., in the realization of the pseudoresistors, use
of fully-differential topology with one or two stage OTAs, use
of current-reuse techniques to double the transconductance,
and so forth [35–39]) have been reported in the literature,
including commercial amplifier chips by Intan Technolo-
gies, LLC (http://www.intantech.com/).Methods for effective
optimization of a recording channel in terms of its power
consumption, input-referred voltage noise, silicon area,
and technology used are discussed in [40]. The design of
nanopower OTAs with enhanced linearity is presented in
[41].
In the case of recording from a multielectrode array,
the total power consumption of the amplifier array (as well
as the silicon area) may be reduced by using the partial
OTA sharing structure proposed in [42]. In this technique,
each of the 𝑛 amplifiers in the array share the components
corresponding to the reference electrode (i.e., pseudoresistors
𝑀
𝑐
and 𝑀
𝑑
and capacitors 𝐶
1
and 𝐶
2
connected to 𝑉ref in
the amplifier in Figure 6). The silicon area is reduced as a
benefit of sharing the bulky capacitor 𝐶
1
. The improvement
factor in terms of silicon area depends on the number of
shared amplifiers. In general, for an electrode array size of
𝑛, the OTA sharing technique allows an area saving of (𝑛 −
1)/(2𝑛) × 100%, a power saving of (𝑛 − 1)/(2𝑛) × 100%,
and an improvement in noise efficiency factor (NEF) of
[1 − √(𝑛 + 1)/2𝑛] × 100%, compared to the conventional
architecture (i.e., using 𝑛 neural amplifiers). The NEF is a
dimensionless figure of merit (noise-power tradeoff) used to
compare different neural amplifier designs. It is defined as
[43]
NEF = 𝑉in,rms√
2 ⋅ 𝐼tot
𝜋 ⋅ 𝑈
𝑇
⋅ 4𝑘𝑇 ⋅ BW
, (2)
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Figure 7: Capacitive feedback amplifier with low input capacitance
[44].
where 𝑉in,rms represents the integrated input-referred noise,
𝐼tot is the total power consumed by the amplifier, 𝑈𝑇 is the
thermal voltage, 𝑘 is Boltzmann’s constant, 𝑇 is the absolute
temperature in Kelvin, and BW is the −3 dB bandwidth of
the amplifier. To include the supply voltage𝑉DD, themodified
metric NEF2 × 𝑉DD is used [37].
To achieve low noise performance, a large neural ampli-
fier gain is usually required. The conventional ac-coupled
neural amplifier (Figure 6) often presents a large input load
capacitance (typically 10–20 pF for a midband gain of around
40 dB) to the neural signal source, hence occupying a large
silicon area. It suffers from the unavoidable tradeoff between
input capacitance and chip area versus the amplifier gain.
In the amplifier in Figure 7 [44], this tradeoff is limited by
replacing the feedback capacitor with a clamped T-capacitor
network. The diodes are used for discharge purposes. Com-
pared to the conventional circuit this amplifier can achieve
a given midband gain with less input capacitance, a higher
input impedance and smaller silicon area. For a midband
gain of 38.1 dB, a neural amplifier employing the topology in
Figure 7 used a 1.6 pF input capacitance and a total silicon
area of 0.056mm2 in 0.35-𝜇m CMOS technology [44].
Electrode offset removal may also be implemented by
means of active feedback loops. An example neural amplifier
topology with active feedback for dc rejection is shown
in Figure 8 [45]. It consists of a low noise OTA (OTA
1
)
with an active feedback circuit implemented by a second
OTA (OTA
2
) configured as a Miller integrator. The time-
constant of the integrator is set by capacitor 𝐶
1
and the
MOS pseudoresistor comprising 𝑀
𝑎
and 𝑀
𝑏
. The midband
gain of the amplifier is the same as the gain of OTA
1
. The
dominant pole of OTA
1
sets the amplifier’s lowpass cutoff
and the common-mode voltage is set by voltage𝑉ref. Another
example of a neural amplifier with an active feedback loop to
MOS
pseudoresistor
Vout
+
+
−
−
Vin
Vref
C1
Ma
Mb
CL
OTA1
OTA2
Figure 8: Amplifier with active dc rejection [45].
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Figure 9: A BiCMOS low noise amplifier [47].
bypass any dc offset current generated by the electrode-tissue
interface is described in [46]. It predominantly makes use of
current-mode circuit techniques.
A low noise neural amplifier for implanted cuff electrodes
is described in [47]. The circuit schematic is shown in
Figure 9. It consists of an input BiCMOS OTA (𝑄
1
, 𝑄
2
,𝑀
1
,
and 𝑀
2
) terminated in the load resistor 𝑅
1
, followed by a
first-order bandpass filter (for bandwidth restriction). The
upper cutoff frequency is set by the combination of resistor
𝑅
2
and capacitor 𝐶
1
, while the lower cutoff frequency is set
by capacitor 𝐶
2
with the series combination of transistors
𝑀
6
and 𝑀
7
, the latter transistor pair forming a high value
(∼20MΩ) active resistor. In addition to eliminating low
frequencies below the pass-band of the input neural signal,
the high-pass section of the bandpass filter also removes some
of the low frequency flicker noise voltage tail and ensures a dc
offset-free amplifier output (𝑉out). The dc bias voltages of
𝑀
6
and𝑀
7
are provided by the diode-connected transistors
𝑀
8
and 𝑀
9
, respectively, which are in turn biased by the
dc current sources 𝐼
𝑏2
and 𝐼
𝑏3
. Circuitry is also included
(𝑀
3
–𝑀
5
and 𝑄
3
-𝑄
4
) to cancel the base currents of 𝑄
1
and 𝑄
2
. This neural amplifier achieved a measured input-
referred root mean square noise voltage of only 290 nV (noise
bandwidth of 1Hz–10 kHz). A variant of this circuit in CMOS
technology using lateral bipolar devices for 𝑄
1
and 𝑄
2
is
possible [48]. In general for a given target noise specification
the use of lateral pnp bipolar devices (available as parasitic
devices in CMOS technology) tends to require a larger silicon
area compared to using standard npn bipolar transistors in
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BiCMOS technology (but BiCMOS technology might incur
higher manufacturing costs). A bipolar transistor structure
in CMOS technology featuring high matching characteristics
is described in [49].
For biomedical front-ends requiring high CMRR per-
formance and accurate gain setting the use of an IA is
desirable. An IA may be realized using the classic three-
opamp topology. However, the CMRR of the three-opamp
IA depends on the matching of the resistors and the need
for low output impedance amplifiers can increase power
consumption. Another technique for IA design is to employ
switched-capacitor circuits [50], but the fold over of noise
above the Nyquist frequency can be a major limitation. A
popular IA topology for integrated circuits is the current
feedback technique. In a current feedback IA, the gain is
accurately set by the ratio of two resistors and the CMRR
does not rely on thematching of resistors. Figure 10 shows the
simplified circuit schematic of a current feedback IA [51].The
input transconductor stage uses a simple current mirror load
and current sink biasing. The sensing amplifier 𝐴 serves to
exactly balance the drain currents of transistors𝑀
𝑖1
and𝑀
𝑖2
by adjusting the complementary currents 𝐼
1
and 𝐼
2
. A direct
result of this is that the input differential voltage 𝑉in is forced
across resistor 𝑅
1
and hence𝑀
𝑖1
and𝑀
𝑖2
of the input stage
essentially act as a unity-gain buffer. Similarly, the high gain
amplifier 𝐵 balances the drain currents of transistors 𝑀
𝑜1
and 𝑀
𝑜2
in the output transconductor stage. Since currents
𝐼
3
and 𝐼
4
are exact copies of 𝐼
1
and 𝐼
2
, respectively, the output
voltage 𝑉out appears across resistor 𝑅2. Hence, the dc gain of
the IA is given by the ratio 𝑅
2
/𝑅
1
. Placing capacitor 𝐶
2
in
parallel with𝑅
2
creates a dominant pole, which sets the −3 dB
bandwidth of the IA. The CMRR and noise analysis of the
circuit are described in [51]. The IA in [52] used the current
feedback technique to achieve aCMRRof 99 dB and an input-
referred noise of 0.68 𝜇V rms. It was developed to record
neural signals from electrodes on the lumbo-sacral nerve
roots which can be used to restore lower-body function to
patients with paraplegia after spinal cord injury.
Table 1 compares various integrated neural amplifiers
reported in the literature. From the table, it is observed that
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Figure 11: Topologies for multichannel neural recording systems.
there is a relationship between current demand and input-
referred noise. In general, the lower the noise performance,
the higher the current consumption.There is a wide variation
in the silicon area used.
2.3. Data Reduction Techniques for Multichannel Neural
Recording Front-Ends. Front-end neural recording interfaces
for multichannel (multielectrode) systems are typically based
on the two types of architecture in Figure 11 [53]. In the
approach in Figure 11(a), the analog front-end circuits which
amplify and filter the neural signal acquired from each of
the electrodes are grouped in an array of channels. Each
of these channels comprises a low noise amplifier (LNA) of
the type described in Sections 2.1 and 2.2 and a bandpass
filter, followed by a programmable gain amplifier (PGA) to
maximize the output swing. The analog outputs from all
the channels are then multiplexed in time and converted
into digital words by an analog-to-digital converter (ADC).
The generated time-multiplexed data frames can be either
digitally processed to compress them or sent directly to
the output as raw data. In the approach in Figure 11(b),
instead of sharing the ADC between the analog outputs of
the channels, an ADC is embedded in each channel. Then
a common digital processor manages the digitized signals
from the channels, classifies (or reduces) the data, and sends
it to the output. This solution requires a higher silicon area
than the approach in Figure 11(a), but it has some merits in
terms of power consumption because of themuch lower sam-
pling rate requirement at the digitization stage. In addition,
the system in Figure 11(b) has the advantage that is easily
scalable by replicating the channels. A very compact circuit
implementation for the topology in Figure 11(b) is described
in [35], requiring a silicon area of only 0.054mm2 per channel
in a 130-nm CMOS process technology.
Bandwidth limitation is a key issue for wireless biomed-
ical devices. Wireless transmission of raw data is a major
challenge for high channel count recording front-ends. For
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example, a neural interface with 100 channels, a 30 kHz sam-
pling frequency per channel, and an 8-bit sample resolution
would generate raw data at 24Mbps. For a 1024-channel
system (for cortical neural sensing), the data rate would
increase to a massive 250Mbps. This data rate is beyond the
transmission capabilities of existing (wideband) implantable
wireless transmitters [54–56]. In the case of extracellularly
recorded action potentials (spikes), spike sorting [57] is an
efficient process to achieve on-chip data reduction, thereby
enabling lower data rate wireless transmission and low
power consumption. Neural recording microsystems with
data reduction capability typically employ some sort of
thresholding to detect and extract the neural information
[58, 59]. Within this scheme, detection occurs when the
spike’s amplitude crosses a specified threshold.The threshold
detector can be implemented with analog or digital circuits.
For applications where a more detailed classification of mul-
tiunit activity into single-unit activity is required, techniques
that extract specific biosignal features (e.g., peak-to-peak
amplitude, duration, peak-to-zero-crossing time, etc.) are
employed. Most spike sorting methods rely on the assump-
tion that each neuron produces a different, distinct shape (as
seen by the electrode) that remains constant throughout a
recording window.The first step in such techniques is feature
extraction, in which spikes are transformed into a certain set
of features that emphasizes the differences between spikes
from different neurons as well as the differences between
spikes and noise. Then dimensionality reduction takes place,
inwhich feature coefficients that best separate spikes are iden-
tified and stored for subsequent processing, while the rest are
discarded. Finally, using clustering spikes are classified into
different groups, corresponding to different neurons, based
on the extracted feature coefficients. Implantable spike sort-
ing hardwaremust be lowpower and low area.The algorithms
implemented in the hardware must be accurate, automatic,
real-time, and computationally efficient. A detailed review
and comparison of spike sorting algorithms are provided
in [57, 60]. An ultra-low power spike sorting digital chip
that can perform detection, alignment and feature extraction
simultaneously for 64 channels is described in [61]. The chip
was implemented in a 90 nm CMOS process and has a power
density of 30 𝜇W/mm2, which is significantly lower than
the power density (800 𝜇W/mm2) known to damage brain
cells [62].
Spike sorting can potentially reduce the data rate by sev-
eral orders of magnitude compared to transmitting raw data.
However, the data in the segments without spikes (which
contains useful information on the neuronal activities) is lost.
To preserve these activities, one solution is to use the discrete
wavelet transform to process the data before transmission
[63]. This allows the retention of almost all of the data but at
the cost of chip area and power consumption. An alternative
is the emerging field of compressive sensing [64]. Com-
pressive sensing enables signal reconstruction from a small
number of nonadaptively acquired sample measurements
corresponding to the information content of the signal rather
than to its bandwidth. It has simple compression steps and
takes advantage of the signal’s sparseness, allowing the signal
to be determined from relatively few measurements. Energy-
efficient compressive sensingmethods for implantable neural
recording is a topic of current research [65, 66].
Table 2 compares various multichannel neural recording
systems with wireless transmission capability. The design
in [55] has the highest number of channels (128) and data
rate (90Mbps). The design in [67] has the lowest power
consumption per channel.
3. Neural Stimulators
Electrical stimulus applied to nerves can trigger action poten-
tials. At least two electrodes are required in order to produce
current flow. The electrodes are commonly arranged in
monopolar or bipolar configuration. In both cases, the active
(working) electrode is placed near the nerve to be stimulated.
In monopolar stimulation, the indifferent electrode is placed
away from the active electrode, whilst in bipolar stimulation
the reference electrode is placed near the active electrode.
There are two main modes of stimulation, namely,
current-mode and voltage-mode, as shown in Figure 12,
although charge-mode stimulation also exists [68]. Current-
mode stimulation (Figure 12(a)) is extensively used in
implantable stimulators. Active current sources (and sinks)
are used to supply the stimulus current to the load (tissue-
electrode impedance). For current sources with high output
impedance, the stimulus current amplitude is not affected
by changes in the load. Examples of integrated current-
mode stimulators in CMOS technology for various applica-
tions such as nerve root stimulation for spinal cord injury,
vestibular prosthesis for balance disorders, and deep brain
stimulation for severe movement disorders are described in
[11, 69–73]. The current amplitude range is from 1mA to
16mA.
In voltage-mode stimulation (Figure 12(b)), the stimu-
lator output is a voltage, and therefore the magnitude of
the current delivered to the tissue is dependent on the
inter-electrode impedance. Thus, it is difficult to control the
exact amount of charge supplied to the load because of
impedance variations. In the system described in [74], the
stimulator drives the electrodes with a sequence of voltage
steps, charging the electrode metal-fluid capacitance. This
applies a voltage waveform that is an approximation of the
waveform that would appear at the electrode if a current
pulse was applied (see Figure 12(a)). Since the charge is
delivered to the electrode directly from the capacitors, it
avoids the (substantial) power in the current sources of its
current-mode counterpart, as well as providing large voltage
compliance. However, this method requires large capacitors
(which act as voltage sources) that are difficult to implement
on-chip. The design in [74] has five 1 𝜇F capacitors for a
15-electrode stimulation system, which will increase with
more electrodes. It is also difficult to achieve fine resolution
compared to current-mode stimulation since voltage-mode
is an approximate method of producing a current pulse and
increasing the resolution requires more capacitors. Another
voltage-mode stimulator is described in [75]. Its architecture
features energy recovery enabling power savings of 53%
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Figure 12: (a) Current-mode stimulation circuit. (b) Voltage-mode stimulation circuit.
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(c)
Figure 13: Stimulus waveforms. (a) Monophasic. (b) Biphasic with
active cathodic and active anodic phases. (c) Biphasic with active
cathodic phase and passive anodic phase (exponential decay).
to 66% (depending on the load) compared to traditional
current-mode stimulator designs.
Common stimulation waveforms are either monophasic
or biphasic (Figure 13). A monophasic stimulus consists of a
repeating unidirectional cathodic pulse (this type of stimulus
is common in surface electrode stimulation). A biphasic
waveform consists of a repeating current pulse that has a
cathodic (negative) phase followed by an anodic (positive)
phase. The cathodic phase depolarizes nearby axons and
triggers the action potential. The succeeding anodic phase
reverses the potentially damaging electrochemical processes
that can occur at the electrode-tissue interface during the
cathodic phase by (ideally) neutralizing the charge accumu-
lated in the cathodic phase, allowing stimulation without
tissue damage.The application of charge-balancedwaveforms
is very important, especially for implanted electrodes. Usually
the stimulus for the cathodic phase is rectangular, supplied by
active circuits, while the stimulus for the anodic phase could
be either square or exponentially decaying. The rectangular
secondary phase is also known as active discharging and the
exponentially decaying phase as passive discharging.
3.1. Charge-Balanced Stimulation. Charge imbalance can be
caused by many reasons including semiconductor failure,
leakage currents due to crosstalk between adjacent stimulat-
ing channels (sites), and cable failure. A blocking capacitor
in series with each electrode is used for electrical safety
against single-fault conditions [76]. The blocking capacitor
is also used to achieve (passive) charge balance. Figure 14
shows three current-mode stimulator configurations, each
employing a blocking capacitor [69]: (a) dual supplies with
both active phases, (b) single supply with both active phases,
and (c) single supply with active cathodic phase and passive
anodic phase. The programmable current sink 𝐼stimC and
current source 𝐼stimA generate the cathodic and anodic cur-
rents, respectively.These currents are driven through the load
by the control of switches 𝑆
1
and 𝑆
2
.Whenonly a single supply
is available (Figure 14(b)), the anodic and cathodic currents
are generated from a single current sink (𝐼stim) by reversing
the current paths by switch 𝑆
2
. Both configurations in Figures
14(a) and 14(b) are (ideally) designed to be charge-balanced
to avoid charge accumulation. However, achieving exactly
zero net charge after each stimulation cycle is not possible
due to mismatch or timing errors and leakage from adjacent
stimulating sites. Therefore, it is important to include switch
𝑆
3
to periodically remove the residual charge by providing
an extra passive discharge phase in which the voltage on the
blocking capacitor drives current through the electrodes to
fully discharge them. Given the necessity for the third phase
in the circuits in Figures 14(a) and 14(b), it is possible to
use the passive discharge phase as the main anodic phase as
shown in the circuit in Figure 14(c) and the corresponding
waveform in Figure 13(c). Note that the use of capacitive
Advances in Electronics 11
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Figure 14: Current-mode stimulator circuits with blocking capacitor: (a) dual supplies with active cathodic and active anodic phases;
(b) Single supply with active cathodic and active anodic phases; (c) single supply with active cathodic phase and passive anodic phase.
electrodes may also drive the passive discharge phase. How-
ever, blocking capacitors may still be deemed necessary to
ensure that dc current cannot flow into the electrodes in
the event of semiconductor failure due to breakdown voltage
or leakage current. Due to the large value required for the
blocking capacitors (which can be a few microfarads in the
case of stimulators for lower-body applications), they are
typically realized as off-chip surface-mount components. For
multichannel stimulation implants, a single blocking capac-
itor per channel may not be sufficient to guarantee safety
due to a single-fault failure [77].
For applications where the use of blocking capacitors
is not possible due to physical size limitations (e.g., retinal
implants with several hundreds of stimulating electrodes),
other methods for (active) charge balancing exist (Figure 15).
(1) Dynamic current balancing [78]. In the circuit in
Figure 15(a), a current sink is used to generate the
cathodic phase and a pMOS transistor (𝑀
1
) to gen-
erate the anodic phase. Before generating a biphasic
current pulse, 𝑆cathodic and 𝑆anodic are open, and the
two sampling switches, 𝑆samp, are closed. When the
circuit settles, the amplitude of the drain current
of 𝑀
1
is the same as the current sink (due to the
feedback), and the resulting bias voltage (𝑉bias) on
the gate of 𝑀
1
is sampled and held. Then the two
𝑆samp switches open and 𝑆cathodic closes to form the
cathodic current. Following this, 𝑆cathodic opens and
𝑆anodic closes. Because the gate voltage of𝑀1 is held at
𝑉bias, an anodic current equal to the amplitude of the
(cathodic) sink current passes through 𝑆anodic to the
load. By optimizing the S&H circuit to reduce errors
due to charge effects, a residual dc current error of
6 nA is claimed [78].
(2) Active charge balancer [79]. In the circuit in
Figure 15(b), the residual voltage after a biphasic pulse
is measured and compared to a safe reference voltage.
If the electrode voltage exceeds the safe window,
additional short stimulation current pulses are
applied to steer the electrode voltage towards a
balanced condition. The charge balancer is typically
activated for less than 5% of the operation time. This
method has the advantage of providing feedback
information on the electrode condition after
stimulation.
(3) H-bridge with multiple current sinks [80]. This
approach assumes an asymmetric biphasic waveform.
By way of example, consider the H-bridge circuit
in Figure 15(c). During the high-amplitude cathodic
phase, identical current sinks 𝐼
1
, 𝐼
2
, . . . , 𝐼
𝑁
act in par-
allel to pass current through the electrodes for a time
𝑇. Then during the low-amplitude anodic phase, one
of the𝑁 current sinks is used to pass current through
the electrodes (in the reverse direction) for a time
𝑁 ⋅ 𝑇. On a single stimulation cycle this would give
inaccurate charge balance as in practice the current
sinks would not be perfectly matched. However, if
the current sink that is active in the anodic phase is
sequentially changed after each stimulus waveform,
then after𝑁 cycles each sink would have been active
for the same amount of time during the cathodic
and anodic phases, yielding accurate charge balance.
The method is claimed to achieve a maximum charge
mismatch of 0.45% [80].
(4) Multiphase compensation [71]. The multiphase com-
pensation technique is illustrated by the waveform
in Figure 15(d). To generate an asymmetric biphasic
pulse, the width of the anodic phase is extended to
𝑁 times the cathodic width, 𝑇. Ideally, the anodic
current amplitude should be 𝑁 times smaller than
the cathodic amplitude.The amplitude of the currents
is controlled through an ADC. Due to the finite
resolution of the ADC, the amplitude of the cathodic
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Figure 15: Techniques for charge balancing. (a) Dynamic current balancing [78]; (b) active charge balancer [79]; (c) H-bridge with multiple
current sinks [80]; (d) multiphase compensation approach [71].
current, 𝐴
𝑐
, may not be an integer multiple of 𝑁,
where 𝐴
𝑐
= 𝑀 + 𝛼 and 𝑀 is the integer multiple
of 𝑁 that is the closest to 𝐴
𝑐
. Thus, there will be
charge balance error between the two phases equal to
(𝛼/𝑁) ⋅𝑁 ⋅𝑇 = 𝛼 ⋅𝑇. In the multiphase compensation
technique, an additional shorter anodic pulse ofwidth
𝑇 and amplitude 𝛼 is initiated after the anodic phase
to compensate for the error. Subsequently, a passive
discharge phase can be applied to further reduce any
remaining charge imbalance. The method is claimed
to achieve a residual dc current error of 4.5 nA [71].
3.2. Other Stimulator Circuits. A stimulator circuit that is fail-
safewith no off-chip blocking capacitors is shown in Figure 16
[72].The circuit generates an active stimulation phase by high
frequency current switching (HFCS), followed by a passive
discharge phase. During the active stimulation phase, current
𝐼stim (generated by a current generator circuit) is switched
alternately through the left and right branches of the charge
transfer block (Figure 16(b)). This high frequency switching
mechanism allows the size of the blocking capacitors 𝐶
1
and
𝐶
2
to be significantly reduced. The circuit operation is as
follows. During the low-state of the control signal Φstim left,
switch𝑀
1
is closed and𝑀
3
is open. In this phase, diode 𝐷
1
is reverse biased, diode 𝐷
2
is forward biased, and current
𝐼
𝑆1
flows and charges up 𝐶
1
. In the same phase, on the
right branch of the charge transfer block, the control signal
Φstim right is high, and hence switch 𝑀2 is open and 𝐷3, 𝐶2,
and𝑀
4
form a closed pathwhich discharges𝐶
2
to one-diode-
drop voltage. During the high-state of Φstim left, Φstim right
is turned low which causes 𝐶
2
to be charged up and 𝐶
1
to be discharged. The complementary high frequency cur-
rents 𝐼
𝑆1
and 𝐼
𝑆2
generated during the stimulation phase
are summed at the anode of the electrode-tissue load.
After the stimulation phase, the load is passively dis-
charged via an ac-coupled discharge switch (Figure 16(c))
using depletion-mode transistors 𝑀
5
–𝑀
7
(connected in
parallel for redundancy) which conduct most of the time.
The operation of this circuit is as follows. At each neg-
ative edge of the control pulse Φdischarge, negative charge
is injected into capacitors 𝐶
3
and 𝐶
4
. On the following
positive edge diode 𝐷
5
is reverse biased so the charge on
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Figure 16: Stimulator circuits [72]: (a) configuration with large off-chip blocking capacitor; (b) HFCS charge transfer block; (c) isolated
discharge switch (𝑀
5
–𝑀
7
are depletion transistors); (d) isolated cathode switch.The combination of (b), (c), and (d) provides a safe stimulator
circuit with no off-chip blocking capacitors.
𝐶
4
is retained (apart from the leakage via resistor 𝑅
1
),
and positive charge is injected into 𝐶
3
balancing out the
injected negative charge on 𝐶
3
. When a second negative
charge arrives it adds to the charge in 𝐶
4
and the cycle is
repeated. After a couple of cycles enough negative charge
is built up on 𝐶
4
to switch off 𝑀
5
–𝑀
7
. While the pulses
continue, the gate-source voltage of 𝑀
5
–𝑀
7
remains nega-
tive, so they are held off. When the pulses cease the negative
charge decays via 𝑅
1
. An ac-coupled switch is also used for
the cathode as shown in Figure 16(d). Its operation is exactly
the same as described above, except now it is the positive
edge that provides the charge to 𝐶
6
. Implementation of the
HFCS technique requires silicon-on-insulator (SOI) technol-
ogy which features fully-isolated active and passive devices.
The design in [72] used the X-FAB XT06 process technology
(http://www.xfab.com/) which has trench isolation. HFCS is
suitable for stimulus current amplitudes up to about 1mA.
The technique can be employed to greatly reduce the size of
high-reliability, multichannel stimulator implants sited close
to the target nervous tissue (e.g., in the spinal canal or on the
brain surface).
There is a demand for high efficiency stimulators in
applications which have limited power availability. The
basic current-mode stimulator is inherently inefficient and
attempts have been made to increase stimulator efficiency.
A design is described in [81] which achieves a 2x to 3x
reduction in energy consumption compared with the basic
current-mode stimulator. It is based on a dc-dc buck voltage
converter efficiently providing a variable output for biphasic
pulses. The voltage output drive is adjusted by feedback
from a sensor detecting the current in the electrode so
providing a controlled current independent of the value of the
load impedance. The conventional series resistor employed
for current sensing wastes energy and is not used. At the
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output of the dc-dc converter, there is a smoothing capacitor
which is in parallel with the electrode load. This capacitor is
temporarily disconnected from the converter and the rate of
decay of voltage across the capacitor due to the current in the
electrode load is detected and used in feedback. This sensing
method avoids wasting energy. The system has appreciable
sawtooth noise superimposed on the current pulse. Biphasic
400 𝜇A current pulses with widths of 1ms and rise times
of about 100𝜇s are shown. Components external to the
integrated circuit control unit include an inductor (39𝜇H)
and capacitors (up to 10 𝜇F).
Another example of minimizing power dissipation while
retaining the basic current-mode generator is presented in
[82]. It assumes the use of a high frequency (1MHz) inductive
power link. On its secondary coil, zero voltage switching and
adjustment of the conduction angle provide a variable voltage
supply to the electrode load and current generator. Feedback
adjusts the variable voltage supply so that the current gener-
ator operates at just above its compliance limit, minimizing
the power it uses. The biphasic current is generated using
a single sink current generator with switches similar to
Figure 15(c). The supply voltage update is near real-time
so the quality of the current pulses is high, irrespective of
how the load changes during stimulation. Depending on
load conditions, 20% to 75% power saving compared to a
conventional current-mode stimulator is claimed. In a proto-
type design, stimulation currents of 20 𝜇A to 1mAwith pulse
widths of 20𝜇s to 200𝜇s are quoted.
Where cross-coupling between closely spaced, simulta-
neously operated, stimulating sites must be avoided, floating
power supplies are needed. A successful example design,
capable of supporting parallel stimulation to electrodes
on three semicircular canals for vestibular prosthesis, is
described in [83].
4. Delivery of Power and Data to Implants
The requirements imposed on medical devices operating in
the body are application specific, but there are a common
set of constraints in size, power, and functionality. The
interplay between these constraints determines the available
processing bandwidth for the electronics, the operating time
(in the case of battery operated devices such as pacemakers)
and the communication range and bandwidth of the wireless
telemetry link. In addition, the location of the device in the
body, data rate, frequency, and regulatory standards influence
the design complexity and power dissipation of telemetry
links.
Long range telemetry links (typically greater than 2
meters) are mainly battery-operated and must conform to
strict regulatory standards.They require both high sensitivity
receivers and high output power transmitters, both of which
result in high power dissipation. In addition, unlike most
near-field (short range) inductive links (discussed below)
where a stable reference clock can be extracted from the
external carrier frequency, long range telemetry links require
stable crystal references and frequency synthesizers to gen-
erate a local carrier with good frequency stability. These
transceivers are typically operated in dedicated frequency
bands such as the U.S. federal communications commission
(FCC) approved 402–405MHz for medical implant commu-
nication service (MICS) band (e.g., the ZL70102 Microsemi
transceiver). This band has a 300 kHz maximum bandwidth
and a maximum output power of −16 dBm [84] and the data
rate is limited to about 200 kbps.The industrial, scientific, and
medical (ISM) radio bands are also frequently used for med-
ical telemetry transmitters. These include the 902–928MHz,
2.4–2.4835GHz, and 5.725–5.875GHz frequency bands and
have transmission ranges up to 10 meters. Lower frequencies
require larger antennas, while higher frequencies have higher
losses due to tissue absorption.The optimum frequency band
for wireless transmitters located in the body is reported to be
approximately 900MHz [85]. Ultra wideband (UWB) is an
alternative wireless data transmission method used at very
low energy levels for short range, high bandwidth communi-
cations. Recently, UWB communication in the 3.1–10.6GHz
band was used to develop low power wireless transmitters in
CMOS technology for implantable medical devices [15, 55,
56] for high date rate (10–90Mbps) transmission from the
implant to the external device. Modulation schemes such as
on/off keying (OOK) and pulse position modulation (PPM)
are used to generate the short pulses.
For short range links (typically up to a few centimetres),
low frequency inductive links are used for both power
supply and bidirectional data transmission. Examples include
cochlear and vestibular implants [3, 86]. These near-field
systems can bemade small and highly integrated.Modulation
schemes such as OOK, amplitude shift keying (ASK), and
frequency shift keying (FSK) are often used for data transmis-
sion from the external unit to the implanted device [87, 88].
To minimize radio frequency heating due to tissue absorp-
tion, these systems are typically operated below 15MHz with
an achievable data rate up to a few Mbps. Transferred power
to the implant typically ranges from 10mW to 125mW [89–
91]. The power transmitted through the tissue should comply
with safety standards.
A basic block diagram of a typical architecture for
transmitting power/data to an implant via an inductive link
is shown in Figure 17. The external transmitter typically
consists of a class D or class E power amplifier capable of
providing large currents in the tuned primary coil (𝐿
1
) from a
relatively low voltage. In the implant, the induced voltage that
appears across the secondary coil (𝐿
2
, tuned by a capacitor)
is rectified and regulated to provide a power supply for the
electronics. The data link from the external transmitter to
the implant (the downlink) is often achieved by modulat-
ing the envelope of the power carrier to create detectable
changes across the secondary coil. The data link from the
implant to the external circuit (the uplink) is commonly
implemented by load modulation techniques. These tech-
niques utilize the property of the coupled coils in which a
change in the load of the secondary circuit is reflected back
as changing impedance in the primary, through their mutual
inductance𝑀. Examples ofmodulation techniques for uplink
and downlink data transmission are discussed later.
The basic equivalent circuit of the inductive link is shown
in Figure 18 [92, 93]. The primary circuit (𝑅
1
, 𝐿
1
, 𝐶
1
) is
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Figure 17: Architecture of a wireless inductive telemetry system to transmit power to an implant and data to and from the implant using a
single pair of coils.
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Figure 18: Equivalent circuit of the inductive link with a load (𝑅
2
).
tuned in series in order to provide a low impedance load
to the driving transmitter. Resistor 𝑅
1
includes the loss of
the inductor 𝐿
1
and the output resistance of the voltage
source𝑉
𝑠
(representing the transmitter driver). At resonance,
the voltages related with 𝐶
1
and 𝐿
1
cancel each other and
thus the primary circuit requires small voltage swings at its
inputs. Thus, the primary circuit loads the secondary circuit
with a small load. The topology of the secondary circuit (𝐿
2
,
𝐶
2
, 𝑅
2
) is tuned in parallel in order to amplify sufficiently
the induced voltage to drive a nonlinear (rectifier) load.
Resistor 𝑅
2
includes the loss of the inductor 𝐿
2
and the load
resistance of the implant circuits. Both RLC circuits are tuned
to the same resonant frequency. The gain factor of the link at
resonance is [93]
󵄨
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1
𝑅
1
𝐶
2
𝑅
2
,
(3)
where 𝑘 is the coupling coefficient and 𝑘crit is the critical
coupling coefficient. The relative dimensions of the coils and
the air gap cause a low coupling coefficient (𝑘 < 0.1). In
addition, the inductances of the primary 𝐿
1
and secondary
𝐿
2
coils are small and can be generated using coils with a few
turns. The typical variations of the gain factor are illustrated
in Figure 19. The gain factor is not constant with respect to
coupling variations.The link transfersmaximumpowerwhen
the resistance in the primary is equivalent to the reflected
secondary resistance, assuming that reactive components are
1
G
ai
n 
fa
ct
or
kcrit
Coupling (k)
Figure 19: Gain factor versus coupling when the primary and
secondary circuits are tuned to the same frequency.
being cancelled. It can be shown that efficiency (𝜂) at critical
coupling is equal to 50% (Figure 20) [93]. For the purposes
of data transfer, the link behaves as a narrow-band bandpass
filter. At resonance and assuming that the coils have the same
quality factor 𝑄, the bandwidth of the link is 𝐵 = √2(𝑓
𝑐
/𝑄)
where 𝑓
𝑐
is the carrier frequency [87].
Power transfer (gain factor) optimization and data trans-
fer (bit rate) optimization have contradicting requirements.
To illustrate this, the circuit in Figure 18 was simulated in
Advanced Design System (Agilent EEsof EDA) with (𝑅
1
=
1Ω, 𝐿
1
= 1 𝜇H) and (𝑅
2
= 1 kΩ, 𝐿
2
= 1 𝜇H) tuned to 1MHz
by 𝐶
1
and 𝐶
2
, respectively [94]. The relationships between
gain factor (power transfer), carrier frequency, and coupling
coefficient are plotted in Figure 21. The optimum gain factor
is at the resonant frequency (1MHz) and coupling coeffi-
cient (𝑘) of around 0.05. The gain factor can be improved
by increasing the quality factors.The bandwidth of the induc-
tive link can be increased by lowering the quality factors.
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Figure 21: Inductive link gain factor versus coupling coefficient and
carrier frequency simulated in ADS for the equivalent circuit model
of Figure 18.
It also increases as the coupling coefficient increases
(i.e., the gap between the coils decreases). In practice,
the inductive link should be designed to account for the
potentially wide variation in the gap between the coils.
Coupling compensation techniques (incorporating feedback)
regulate the voltage across the secondary coil [95–97]. Power
and data links can use separate sets of coils because this
allows independent optimization to maximize performance
[98]. However, using separate coils has the drawbacks of
an increase in the implant footprint and electromagnetic
interference. The latter requires the use of complex modula-
tion techniques to minimize its effects and increases system
complexity.
The most commonly used technique for uplink data
transmission is passive signalling [99] also known as load
shift keying (LSK) [100]. This modulation is based on
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Data
Figure 22: Implementation of LSK modulation.
the reflection of the implant’s load to the transmitter via
the inductive link. A typical implementation is shown in
Figure 22. The binary Data stream shorts the implant coil
and the change in impedance is reflected in the transmitter
because the implant load is much larger than the on-
resistance of the switch transistor. Where only two coils are
used (for both power and data) there is a risk of disruption
in power delivery if the short is applied for too long to the
implant coil. When communication is in idle mode, the link
should be optimized formaximum power transfer.The band-
width of LSK is limited by the coupling factor, the parameters
of the coils, and the transient response of the inductive link.
Multilevel LSK may be used to increase the data rate [101].
An alternative communication technique for uplink is passive
phase shift keying (PPSK) [102].Unlike LSK, the switch across
the secondary coil (Figure 22) closes synchronously with the
carrier for half the carrier cycle. The transient response in
the primary coil current is detected as a logic “1” signal.
An integrated implementation of PPSK in CMOS technology
is presented in [103]. The circuit was designed to work at
13.56MHzwith a single set of coils for both data transmission
and power delivery. The link can reach a data rate of up
to 1/16 of the carrier frequency, that is, 847.5 kbps in this
case, making it the fastest data rate achieved by a single
wireless (inductively coupled) link used simultaneously for
power delivery and communication for implantable devices.
Another method for uplink transmission is pulse harmonic
modulation (PHM). It achieves a data rate of 20Mbps for 1 cm
coil separation using a carrier frequency of 66.7MHz [104].
A pattern of very narrow pulses with specific time delays and
amplitude is used, whichminimizes intersymbol interference
across the receiver coil. PHM is one of the fastest data trans-
mission methods currently known via inductively coupled
coils. Unfortunately, to implement it, a separate power link
is required as this method is carrier-less.
For downlink data transmission, various digital mod-
ulation schemes are used. The most common are binary
amplitude shift keying (BASK), binary frequency shift keying
(BFSK) and binary phase shift keying (BPSK). The simplest
in implementation is BASK but it is sensitive to amplitude
fluctuation and the bit rate is typically limited to about 10%
of the carrier frequency [87, 88]. In BFSK the binary data
is represented by constant amplitude, using two different
frequencies, where logic “1” is assigned to one frequency
and logic “0” to the other. Compared to BASK, BFSK can
provide higher data-rate-to-carrier-frequency ratio [105] but
it requires a wide passband in the inductive link to allow
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for the different frequencies, which limits power transfer.
The advantage of BPSK over BASK and BFSK is the use of a
carrier with fixed amplitude and fixed frequencies [106],
enabling efficient and stable power transfer. However, BPSK
requires a complicated demodulator, implemented by some
kind of phase-locked loop, usually a Costas loop [87]. A com-
prehensive survey and comparison of modulation techniques
is presented in [88].
5. Conclusion and Future Directions
Since the 1950’s remarkable efforts have been undertaken
in the development of implantable medical devices. Initially
most of the successful applications focused on cardiac rhythm
management. Today’s implantable medical devices provide
therapy to treat numerous health conditions. Exciting new
applications, for example, in electrical neuromodulation, can
be used to treat Parkinson’s disease, epilepsy, bladder con-
trol, gastrointestinal disorders and numerous psychological
disorders such as obsessive-compulsive disorder. Implantable
medical devices can now provide a range of pharmacological
therapies enabling precise dosage and interval delivery of
drugs to more effectively treat patients’ conditions while
minimizing side effects.
There are many challenges when creating an implantable
medical device. These include microelectronic design, elec-
trode technology, packaging, and biomedical signal process-
ing.This paper has focused on the advances inmicroelectron-
ics over the last decade or so for implantable medical devices
and systems. Several examples of neural amplifiers featuring
low noise and low power to monitor the small electrical
potentials produced from living neurons via electrodes have
been discussed. Both clock-based and continuous-time tech-
niques are used in the design of neural amplifiers. Nowadays,
implantable neural recording devices include sophisticated
signal processing functions on-chip for data compression,
such as spike sorting. Analog and mixed analog/digital cir-
cuits are used in their implementation. New advanced tech-
niques to further reduce the power and bandwidth require-
ments of the wireless data transmission link, for example,
based on the concept of compressive sensing, will continue
to emerge.
Neural stimulation is a key function performed by
implantable medical devices for many applications. Some
common principles and design techniques for neural stimu-
lators have been presented, including new techniques which
avoid the need for off-chip blocking capacitors and methods
for achieving charge balancing. There is a need for energy-
efficient stimulator circuits to reduce power consumption
(two such examples have been discussed) and further devel-
opments in this area are anticipated, particularly for applica-
tions requiringmany stimulation sites (e.g., retinal prosthesis
for the blind).
Wireless power and data operation of implantable med-
ical devices are important because they avoid the need for
implantable batteries and offer more flexibility to patients.
Although major advances have been achieved in the field of
wireless communications andwireless powering for implants,
further improvements in terms of new techniques that allow
better optimization of the entire system are anticipated. The
basic principles of inductively coupled telemetry links com-
monly used to wirelessly power implants and to provide them
with a medium for bidirectional communication have been
discussed. Recent developments include the introduction
of advanced modulation schemes (e.g., PHM) that allow
wideband transmission of data over inductively coupled coils.
In addition, transceivers based on conventional wideband
wireless radio technology are emerging. These are expected
to continue to offer improved performance in terms of an
increase in output data rate with lower power consumption
requirements, as smaller geometry silicon process technolo-
gies are used for the implementation of the implantable
circuits. On the subject of providing power to implantable
medical devices, it is expected that systems using energy har-
vested from outside and inside the human body will evolve.
An example of such a system that uses the cochlear in the
inner ear as a battery source to supply a 2.4GHz radio trans-
mitter is described in [107]. For such systems ultra-low power
circuits are essential.
An important research topic involves closed-loop sense
and stimulate systems which will continue to develop, pos-
sibly combining both sensing of electrical and chemical
responses, for applications such as DBS, epilepsy, and other
neurological conditions. Such systems will allow better man-
agement of the clinical condition allowing systems to adapt
to the varying pathological characteristics. In addition, when
new highly miniaturized implantable neural interfaces are
developed, a step change in micropackaging techniques will
be needed to protect the active area of the integrated circuit
from hostile environments experienced in the body. As an
example, a recent publication describes a technique for inte-
grated circuit micropackages, dedicated to neural interfaces,
based on gold-silicon wafer bonding [108].
The expectation of longer life and a progressively increas-
ing knowledge basewill place further dependence onmodern
healthcare technologies to improve the quality of life of a
very large number of patients (both young and old).This will
undoubtedly provide a fertile ground for future research.
Conflict of Interests
The author declares that there is no conflict of interests
regarding the publication of this paper.
References
[1] C. Ward, S. Henderson, and N. H. Metcalfe, “A short history on
pacemakers,” International Journal of Cardiology, vol. 169, no. 4,
pp. 244–248, 2013.
[2] P. E. Vardas, E. N. Simantirakis, and E. M. Kanoupakis, “New
developments in cardiac pacemakers,” Circulation, vol. 127, pp.
2343–2350, 2013.
[3] F. G. Zeng, S. Rebscher, W. V. Harrison, X. Sun, and H. Feng,
“Cochlear implants: systemdesign, integration, and evaluation,”
IEEE Reviews in Biomedical Engineering, vol. 1, pp. 115–142,
2008.
[4] B. S. Wilson and M. F. Dorman, “Cochlear implants: a remark-
able past and a brilliant future,” Hearing Research, vol. 242, no.
18 Advances in Electronics
1-2, pp. 3–21, 2008.
[5] J. M. Ong and L. da Cruz, “The bionic eye: a review,” Clinical &
Experimental Ophthalmology, vol. 40, pp. 6–17, 2012.
[6] T. Guenther, N. H. Lovell, and G. J. Suaning, “Bionic vision: sys-
tem architectures—a review,” Expert Review of Medical Devices,
vol. 9, no. 1, pp. 33–48, 2012.
[7] C.Wall III,D.M.Merfeld, S.D. Rauch, andF.O. Black, “Vestibu-
lar prostheses: the engineering and biomedical issues,” Journal
of Vestibular Research: Equilibrium and Orientation, vol. 12,
no. 2-3, pp. 95–113, 2002-2003.
[8] G. Y. Fridman and C. C. Della Santina, “Progress toward devel-
opment of a multichannel vestibular prosthesis for treatment of
bilateral vestibular deficiency,” Anatomical Record, vol. 295, pp.
2010–2029, 2012.
[9] S. Miocinovic, S. Somayajula, S. Chitnis, and J. L. Vitek, “His-
tory, applications, and mechanisms of deep brain stimulation,”
JAMA Neurology, vol. 70, no. 2, pp. 163–171, 2013.
[10] H.M. Lee, H. Park, andM. Ghovanloo, “A power-efficient wire-
less system with adaptive supply control for deep brain stimu-
lation,” IEEE Journal of Solid-State Circuits, vol. 48, no. 9, pp.
2203–2216, 2013.
[11] V. Valente, A. Demosthenous, and R. Bayford, “A tripolar
current-steering stimulator ASIC for field shaping in deep brain
stimulation,” IEEE Transactions on Biomedical Circuits and
Systems, vol. 6, no. 3, pp. 197–207, 2012.
[12] V. Valente, A. Demosthenous, and R. Bayford, “Output stage
of a current-steering multipolar and multisite deep brain
stimulator,” in Proceedings of the IEEE Biomedical Circuits and
Systems Conference (BiOCAS ’13), pp. 85–88, Rotterdam, The
Netherlands, October-November 2013.
[13] J. DiGiovanna, W. Gong, C. Haburcakova et al., “Development
of a closed-loop neural prosthesis for vestibular disorders,”
Journal of Automatic Control, vol. 20, pp. 27–32, 2010.
[14] A. Bere´nyi, M. Belluscio, D. Mao, and G. Buzsa´ki, “Closed-loop
control of epilepsy by transcranial electrical stimulation,” Sci-
ence, vol. 337, pp. 735–737, 2012.
[15] K. Abdelhalim, H. M. Jafari, L. Kokarovtseva, J. L. Perez
Velazquez, and R. Genov, “64-channel UWB wireless neural
vector analyzer SOC with a closed-loop phase synchrony-
triggered neurostimulator,” IEEE Journal of Solid-State Circuits,
vol. 48, no. 10, pp. 2494–2515, 2013.
[16] G. E. Loeb and R. A. Peck, “Cuff electrodes for chronic stim-
ulation and recording of peripheral nerve activity,” Journal of
Neuroscience Methods, vol. 64, no. 1, pp. 95–103, 1996.
[17] R. B. Stein, D. Charles, L. David, J. Jhamandas, A.Mannard, and
T. R. Nichols, “Principles underlying new methods for chronic
neural recording,” Canadian Journal of Neurological Sciences,
vol. 2, no. 3, pp. 235–244, 1975.
[18] C. T. Nordhausen, E. M. Maynard, and R. A. Normann, “Single
unit recording capabilities of a 100 microelectrode array,” Brain
Research, vol. 726, no. 1-2, pp. 129–140, 1996.
[19] A. S. Dickey, A. Suminski, Y. Amit, and N. G. Hatsopoulos,
“Single-unit stability using chronically implanted multielec-
trode arrays,” Journal of Neurophysiology, vol. 102, no. 2, pp.
1331–1339, 2009.
[20] S. Mittal, E. Pokushalov, A. Romanov et al., “Long-term ECG
monitoring using an implantable loop recorder for the detection
of atrial fibrillation after cavotricuspid isthmus ablation in
patients with atrial flutter,” Heart Rhythm, vol. 10, no. 11, pp.
1598–1604, 2013.
[21] Y. Nemirovsky, I. Brouk, and C. G. Jakobson, “1/f noise in
CMOS transistors for analog applications,” IEEE Transactions
on Electron Devices, vol. 48, no. 5, pp. 921–927, 2001.
[22] E. A. M. Klumperink, S. L. J. Gierkink, A. P. van derWel, and B.
Nauta, “Reducing MOSFET 1/f noise and power consumption
by switched biasing,” IEEE Journal of Solid-State Circuits, vol.
35, no. 7, pp. 994–1001, 2000.
[23] Y.-J. Min, C.-K. Kwon, H.-K. Kim, C. Kim, and S.-W. Kim, “A
CMOSmagnetic hall sensor using a switched biasing amplifier,”
IEEE Sensors Journal, vol. 12, no. 5, pp. 1195–1196, 2012.
[24] C. C. Enz, E. A. Vittoz, and F. Krummenacher, “A CMOS chop-
per amplifier,” IEEE Journal of Solid-State Circuits, vol. 22, no.
3, pp. 335–342, 1986.
[25] A. Uranga, X. Navarro, and N. Barniol, “Integrated CMOS
amplifier for ENG signal recording,” IEEE Transactions on
Biomedical Engineering, vol. 51, no. 12, pp. 2188–2194, 2004.
[26] T. Denison, K. Consoer, W. Santa, A.-T. Avestruz, J. Cooley, and
A. Kelly, “A2𝜇w 100 nV/rtHz chopper-stabilized instrumenta-
tion amplifier for chronic measurement of neural field poten-
tials,” IEEE Journal of Solid-State Circuits, vol. 42, no. 12, pp.
2934–2945, 2007.
[27] Y. Tseng, Y. Ho, S. Kao, and C. N. I. S. Su, “A 0.09 𝜇Wlow power
front-end biopotential amplifier for biosignal recording,” IEEE
Transactions on Biomedical Circuits and Systems, vol. 6, no. 5,
pp. 508–516, 2012.
[28] R. F. Yazicioglu, P. Merken, R. Puers, and C. van Hoof, “A
60 𝜇W 60 nV/√Hz readout front-end for portable biopotential
acquisition systems,” IEEE Journal of Solid-State Circuits, vol. 42,
no. 5, pp. 1100–1110, 2007.
[29] J. Lee, M. Johnson, and D. Kipke, “A tunable biquad switched-
capacitor amplifier-filter for neural recording,” IEEE Transac-
tions on Biomedical Circuits and Systems, vol. 4, no. 5, pp. 295–
300, 2010.
[30] V. Balasubramanian, P. F. Ruedi, Y. Temiz, A. Ferretti, C.
Guiducci, and C. C. Enz, “A 0.18 𝜇m biosensor front-end based
on 1/f noise, distortion cancelation and chopper stabilization
techniques,” IEEE Transaction on Biomedical Circuits and Sys-
tems, vol. 7, no. 5, pp. 660–673, 2013.
[31] C. C. Enz and G. C. Temes, “Circuit techniques for reducing
the effects of Op-Amp imperfections: autozeroing, correlated
double sampling, and chopper stabilization,” Proceedings of the
IEEE, vol. 84, no. 11, pp. 1584–1614, 1996.
[32] C.-H. Chan, J. Wills, J. LaCoss, J. J. Granacki, and J. Choma
Jr., “A novel variable-gain micro-power band-pass auto-zeroing
CMOS amplifier,” in Proceedings of the IEEE International
Symposium on Circuits and Systems (ISCAS ’07), pp. 337–340,
May 2007.
[33] Y. Masui, T. Yoshida, M. Sasaki, and A. Iwata, “0.6 V supply
complementary metal oxide semiconductor amplifier using
noise reduction technique of autozeroing and chopper stabiliza-
tion,” Japanese Journal of Applied Physics, vol. 46, no. 4B, pp.
2252–2256, 2007.
[34] R. R. Harrison and C. Charles, “A low-power low-noise CMOS
amplifier for neural recording applications,” IEEE Journal of
Solid-State Circuits, vol. 38, no. 6, pp. 958–965, 2003.
[35] A. Rodr´ıguez-Pe´rez, J. Ruiz-Amaya, M. Delgado-Restituto, and
A. Rodr´ıguez-Va´zquez, “A low-power programmable neural
spike detection channel with embedded calibration and data
compression,” IEEE Transaction on Biomedical Circuits and
Systems, vol. 6, no. 4, pp. 87–100, 2012.
Advances in Electronics 19
[36] S. Song,M. J. Rooijakkers, P.Harpe et al., “A 430 nW64nV/√Hz
current-reuse telescopic amplifier for neural recording appli-
cations,” in Proceedings of the IEEE Biomedical Circuits and
Systems Conference (BiOCAS ’13), pp. 322–325, Rotterdam, The
Netherlands, October-November 2013.
[37] F. Zhang, J. Holleman, andB. P.Otis, “Design of ultra-lowpower
biopotential amplifiers for biosignal acquisition applications,”
IEEE Transactions on Biomedical Circuits and Systems, vol. 6,
no. 4, pp. 344–355, 2012.
[38] S. Song, M. J. Rooijakkers, P. Harpe et al., “A 430nW 64nV/√Hz
current-reuse telescopic amplifier for neural recording appli-
cations,” in Proceedings of the IEEE Biomedical Circuits and
Systems Conference (BiOCAS ’13), pp. 322–325, Rotterdam, The
Netherlands, October-November 2013.
[39] X. Zou, L. Liu, J. H. Cheong et al., “A 100-channel 1-mW
implantable neural recording IC,” IEEE Transactions on Circuits
and Systems I: Regular Papers, vol. 60, no. 10, pp. 2584–2596,
2013.
[40] P. Kmon and P. Grybos´, “Energy efficient low-noise multichan-
nel amplifier in submicron CMOS process,” IEEE Transactions
on Circuits and Systems I: Regular Papers, vol. 60, no. 7, pp. 1764–
1775, 2013.
[41] J. Gak, M. R. Miguez, and A. Arnaud, “Nanopower OTAs with
improved linearity and low input offset using bulk degener-
ation,” IEEE Transactions on Circuits and Systems I: Regular
Papers, vol. 61, no. 3, pp. 689–698, 2014.
[42] V. Majidzadeh, A. Schmid, and Y. Leblebici, “Energy efficient
low-noise neural recording amplifier with enhanced noise
efficiency factor,” IEEE Transactions on Biomedical Circuits and
Systems, vol. 5, no. 3, pp. 262–271, 2011.
[43] M. S. J. Steyaert andW.M. C. Sansen, “Amicropower low-noise
monolithic instrumentation amplifier for medical purposes,”
IEEE Journal of Solid-State Circuits, vol. 22, no. 6, pp. 1163–1168,
1987.
[44] K. A. Ng and Y. P. Xu, “A compact, low input capacitance neural
recording amplifier,” IEEE Transaction on Biomedical Circuits
and Systems, vol. 7, no. 5, pp. 610–620, 2013.
[45] B. Gosselin, M. Sawan, and C. A. Chapman, “A low-power
integrated bioamplifier with active low-frequency suppression,”
IEEE Transactions on Biomedical Circuits and Systems, vol. 1, no.
3, pp. 184–192, 2007.
[46] C. Y. Wu, W. M. Chen, and L. T. Kuo, “A CMOS power-
efficient low-noise current-mode front-end amplifier for neural
signal recording,” IEEE Transaction on Biomedical Circuits and
Systems, vol. 7, no. 2, pp. 107–114, 2013.
[47] A. Demosthenous and I. F. Triantis, “An adaptive ENG amplifier
for tripolar cuff electrodes,” IEEE Journal of Solid-State Circuits,
vol. 40, no. 2, pp. 412–420, 2005.
[48] R. Rieger, M. Schuettler, D. Pal et al., “Very low-noise ENG
amplifier system using CMOS technology,” IEEE Transactions
on Neural Systems and Rehabilitation Engineering, vol. 14, no. 6,
pp. 427–437, 2006.
[49] Y. J. Jung, B. S. Park, H. M. Kwon et al., “A novel BJT structure
implemented using CMOS processes for high-performance
analog circuit applications,” IEEE Transactions on Semiconduc-
tor Manufacturing, vol. 25, no. 4, pp. 549–554, 2012.
[50] M. Degrauwe, E. Vittoz, and I. Verbauwhede, “A micropower
CMOS instrumentation amplifier,” IEEE Journal of Solid-State
Circuits, vol. 20, no. 3, pp. 805–807, 1985.
[51] A. Worapishet, A. Demosthenous, and X. Liu, “A CMOS
instrumentation amplifier with 90-dB CMRR at 2-MHz using
capacitive neutralization: analysis, design considerations, and
implementation,” IEEE Transactions on Circuits and Systems I:
Regular Papers, vol. 58, no. 4, pp. 699–710, 2011.
[52] A. Demosthenous, I. Pachnis, D. Jiang, and N. Donaldson, “An
integrated amplifier with passive neutralization of myoelectric
interference from neural recording tripoles,” IEEE Sensors
Journal, vol. 13, no. 9, pp. 3236–3248, 2013.
[53] A. Rodr´ıguez-Pe´rez, M. Delgado-Restituto, and F. Medeiro, “A
515 nW, 0–18 dB programmable gain analog-to-digital converter
for in-channel neural recording interfaces,” IEEE Transactions
on Biomedical Circuits and Systems, 2013.
[54] Y.Ming, D. A. Borton, J. Aceros,W. R. Patterson, and A. V. Nur-
mikko, “A 100-channel hermetically sealed implantable device
for chronic wireless neurosensing applications,” IEEE Trans-
actions on Biomedical Circuits and Systems, vol. 7, no. 2, pp. 115–
128, 2013.
[55] M. S. Chae, Z. Yang, M. R. Yuce, L. Hoang, and W. Liu, “A 128-
channel 6 mW wireless neural recording IC with spike feature
extraction and UWB transmitter,” IEEE Transactions on Neural
Systems and Rehabilitation Engineering, vol. 17, no. 4, pp. 312–
321, 2009.
[56] H. Gao, R. M. Walker, P. Nuyujukian et al., “HermesE: a 96-
channel full data rate direct neural interface in 0.13𝜇mCMOS,”
IEEE Journal of Solid-State Circuits, vol. 47, no. 4, pp. 1043–1055,
2012.
[57] S. Gibson, J. W. Judy, and D. Markovic´, “Spike sorting: the first
step in decoding the brain: the first step in decoding the brain,”
IEEE Signal ProcessingMagazine, vol. 29, no. 1, pp. 124–143, 2012.
[58] R. R. Harrison, R. J. Kier, C. A. Chestek et al., “Wireless neu-
ral recording with single low-power integrated circuit,” IEEE
Transactions on Neural Systems and Rehabilitation Engineering,
vol. 17, no. 4, pp. 322–329, 2009.
[59] A.M. Sodagar, G. E. Perlin, Y. Yao, K.Najafi, andK.D.Wise, “An
implantable 64-channel wireless microsystem for single-unit
neural recording,” IEEE Journal of Solid-State Circuits, vol. 44,
no. 9, pp. 2591–2604, 2009.
[60] S.Gibson, J.W. Judy, andD.Markovic´, “Technology-aware algo-
rithm design for neural spike detection, feature extraction, and
dimensionality reduction,” IEEETransactions onNeural Systems
and Rehabilitation Engineering, vol. 18, no. 5, pp. 469–478,
2010.
[61] V. Karkare, S. Gibson, and D.Markovic´, “A 130-𝜇W, 64-channel
neural spike-sorting DSP chip,” IEEE Journal of Solid-State
Circuits, vol. 46, no. 5, pp. 1214–1222, 2011.
[62] T. M. Seese, H. Harasaki, G. M. Saidel, and C. R. Davies,
“Characterization of tissuemorphology, angiogenesis, and tem-
perature in the adaptive response of muscle tissue to chronic
heating,” Laboratory Investigation, vol. 78, no. 12, pp. 1553–1562,
1998.
[63] K. G. Oweiss, A. Mason, Y. Suhail, A. M. Kamboh, and K.
E. Thomson, “A scalable wavelet transform VLSI architecture
for real-time signal processing in high-density intra-cortical
implants,” IEEE Transactions on Circuits and Systems I: Regular
Papers, vol. 54, no. 6, pp. 1266–1278, 2007.
[64] D. L. Donoho, “Compressed sensing,” IEEE Transactions on
Information Theory, vol. 52, no. 4, pp. 1289–1306, 2006.
[65] Z. Charbiwala, V. Karkare, S. Gibson, D. Markovic´, and M. B.
Srivastava, “Compressive sensing of neural action potentials
using a learned union of supports,” in Proceedings of the 8th
International Conference on Body Sensor Networks (BSN ’11), pp.
53–58, Dallas, Tex, USA, May 2011.
20 Advances in Electronics
[66] Y. Suo, J. Zhang, R. Etienne-Cummings, T. D. Tran, and S.
Chin, “Energy-efficient two-stage compressed sensing method
for implantable neural recordings,” in Proceedings of the IEEE
Biomedical Circuits and Systems Conference (BiOCAS ’13), pp.
150–153, Rotterdam,TheNetherlands,October-November 2013.
[67] A. Rodr´ıguez-Pe´rez, J. Masuch, J. A. Rodr´ıguez-Rodr´ıguez, M.
Delgado-Restituto, and A. Rodr´ıguez-Va´zquez, “A 64-channel
inductively-powered neural recording sensor array,” in Proceed-
ings of the IEEE Biomedical Circuits and Systems Conference
(BiOCAS ’12), pp. 228–231, Hsinchu, Taiwan, November 2012.
[68] J. Simpson and M. Ghovanloo, “An experimental study of volt-
age, current, and charge controlled stimulation front-end cir-
cuitry,” in Proceedings of the IEEE International Symposium on
Circuits and Systems (ISCAS ’07), pp. 325–328, NewOrleans, La,
USA, May 2007.
[69] X. Liu, A. Demosthenous, and N. Donaldson, “An inte-
grated implantable stimulator that is fail-safe without off-chip
blocking-capacitors,” IEEE Transactions on Biomedical Circuits
and Systems, vol. 2, no. 3, pp. 231–244, 2008.
[70] P. J. Langlois, A. Demosthenous, I. Pachnis, and N. Donaldson,
“High-power integrated stimulator output stages with floating
discharge over a wide voltage range for nerve stimulation,” IEEE
Transactions on Biomedical Circuits and Systems, vol. 4, no. 1, pp.
39–48, 2010.
[71] D. Jiang, A. Demosthenous, T. Perkins, X. Liu, and N. Don-
aldson, “A stimulator ASIC featuring versatile management for
vestibular prostheses,” IEEE Transactions on Biomedical Circuits
and Systems, vol. 5, no. 2, pp. 147–159, 2011.
[72] X. Liu, A. Demosthenous, and N. Donaldson, “An integrated
stimulator with DC-isolation and fine current control for
implanted nerve tripoles,” IEEE Journal of Solid-State Circuits,
vol. 46, no. 7, pp. 1701–1714, 2011.
[73] X. Liu, A. Demosthenous, A. Vanhoestenberghe, D. Jiang, and
N. Donaldson, “Active Books: the design of an implantable
stimulator that minimizes cable count using integrated circuits
very close to electrodes,” IEEE Transactions on Biomedical
Circuits and Systems, vol. 6, no. 3, pp. 216–227, 2012.
[74] S. K. Kelly and J. L. Wyatt Jr., “A power-efficient voltage-based
neural tissue stimulator with energy recovery,” in Proceedings
of the IEEE Solid-State Circuits Conference (ISSCC ’04), San
Francisco, Calif, USA, February 2004.
[75] S. K. Kelly and J. L. Wyatt Jr., “A power-efficient neural tissue
stimulator with energy recovery,” IEEE Transactions on Bio-
medical Circuits and Systems, vol. 5, no. 1, pp. 20–29, 2011.
[76] X. Liu, A. Demosthenous, and N. Donaldson, “Implantable
stimulator failures: causes, outcomes, and solutions,” inProceed-
ings of the 29th Annual International Conference of the IEEE
Engineering in Medicine and Biology Society (EMBC ’07), pp.
5786–5789, Lyon, France, August 2007.
[77] A. Nonclercq, L. Lonys, A. Vanhoestenberghe, A. Demos-
thenous, and N. Donaldson, “Safety of multi-channel stimu-
lation implants: a single blocking capacitor per channel is not
sufficient after single-fault failure,” Medical & Biological Engi-
neering & Computing, vol. 50, no. 4, pp. 403–410, 2012.
[78] J.-J. Sit and R. Sarpeshkar, “A low-power blocking-capacitor-
free charge-balanced electrode-stimulator chip with lesst than
6 nA DC error for 1-mA: full-scale stimulation,” IEEE Transac-
tions on Biomedical Circuits and Systems, vol. 1, no. 3, pp. 172–
183, 2007.
[79] M. Ortmanns, A. Rocke, M. Gehrke, and H.-J. Tiedtke, “A 232-
channel epiretinal stimulator ASIC,” IEEE Journal of Solid-State
Circuits, vol. 42, no. 12, pp. 2946–2959, 2007.
[80] I. Williams and T. G. Constandinou, “An energy-efficient,
dynamic voltage scaling neural stimulator for a proprioceptive
prosthesis,” IEEE Transactions on Biomedical Circuits and Sys-
tems, vol. 7, no. 2, pp. 129–139, 2013.
[81] S. K. Arfin and R. Sarpeshkar, “An energy-efficient, adia-
batic electrode stimulator with inductive energy recycling and
feedback current regulation,” IEEE Transactions on Biomedical
Circuits and Systems, vol. 6, no. 1, pp. 1–14, 2012.
[82] U. C¸ilingirog˘lu and S. I˙pek, “A zero-voltage switching technique
for minimizing the current-source power of implanted stimula-
tors,” IEEE Transactions on Biomedical Circuits and Systems, vol.
7, no. 4, pp. 469–479, 2013.
[83] D. Jiang, A. Demosthenous, T. Perkins, D. Cirmirakis, X. Liu,
and N. Donaldson, “An implantable 3-D vestibular stimulator
with neural recording,” in Proceedings of the 38th European
Solid-State Circuits Conference (ESSCIRC ’12), pp. 277–280,
Bordeaux, France, September 2012.
[84] P. Bradley, “Wireless medical implant technology—recent
advances and future developments,” in Proceedings of the 37th
European Solid-State Circuits Conference (ESSCIRC ’11), pp. 54–
58, Helsinki, Finland, September 2011.
[85] H. Yu, C.-M. Tang, and R. Bashirullah, “An asymmetric RF
tagging IC for ingestible medication compliance capsules,” in
Proceedings of the IEEE Radio Frequency Integrated Circuits
Symposium (RFIC ’09), pp. 101–104, Boston, Mass, USA, June
2009.
[86] D. Cirmirakis, D. Jiang, A. Demosthenous, N. Donaldson, and
T. Perkins, “A telemetry operated vestibular prosthesis,” in Pro-
ceedings of the 19th International Conference on Electronics,
Circuits, and Systems (ICECS ’12), pp. 576–578, Seville, Spain,
December 2012.
[87] M. Sawan, Y. Hu, and J. Coulombe, “Wireless smart implants
dedicated to multichannel monitoring and microstimulation,”
IEEE Circuits and Systems Magazine, vol. 5, no. 1, pp. 21–39,
2005.
[88] M.A.Hannan, S.M.Abbas, S. A. Samad, andA.Hussain, “Mod-
ulation techniques for biomedical implanted devices and their
challenges,” Sensors, vol. 12, no. 1, pp. 297–319, 2012.
[89] K. M. Silay, C. Dehollain, and M. Declercq, “Inductive power
link for a wireless cortical implant with biocompatible pack-
aging,” in Proceedings of the 9th IEEE Sensors Conference
(SENSORS ’10), pp. 94–98, Kona, Hawaii, USA, November 2010.
[90] M. A. Adeeb, A. B. Islam, M. R. Haider, F. S. Tulip, M. N.
Ericson, and S. K. Islam, “An inductive link-based wireless
power transfer system for biomedical applications,” Active and
Passive Electronic Components, vol. 2012, Article ID 879294, 11
pages, 2012.
[91] R. R. Harrison, “Designing efficient inductive power links for
implantable devices,” in Proceedings of the IEEE International
Symposium on Circuits and Systems (ISCAS ’07), pp. 2080–2083,
New Orleans, La, USA, May 2007.
[92] F. E. Terman, Electronic and Radio Engineering, McGraw-Hill,
New York, NY, USA, 4th edition, 1955.
[93] N. Donaldson and T. A. Perkins, “Analysis of resonant coupled
coils in the design of radio frequency transcutaneous links,”
Medical & Biological Engineering&Computing, vol. 21, no. 5, pp.
612–627, 1983.
[94] D. Cirmirakis, Novel telemetry system for closed loop vestibular
prosthesis [Ph.D. thesis], University College London, London,
UK, 2013.
[95] D. C. Galbraith, M. Soma, and R. L. White, “A wide-band effi-
cient inductive transdermal power and data link with coupling
Advances in Electronics 21
insensitive gain,” IEEE Transactions on Biomedical Engineering,
vol. 34, no. 4, pp. 265–275, 1987.
[96] G. Wang, W. Liu, M. Sivaprakasam, and G. A. Kendir, “Design
and analysis of an adaptive transcutaneous power telemetry
for biomedical implants,” IEEE Transactions on Circuits and
Systems I: Regular Papers, vol. 52, no. 10, pp. 2109–2117, 2005.
[97] P. Si, A. P. Hu, S. Malpas, and D. Budgett, “A frequency control
method for regulating wireless power to implantable devices,”
IEEETransactions on Biomedical Circuits and Systems, vol. 2, no.
1, pp. 22–29, 2008.
[98] G. Simard, M. Sawan, and D. Massicotte, “High-speed OQPSK
and efficient power transfer through inductive link for biomed-
ical implants,” IEEE Transactions on Biomedical Circuits and
Systems, vol. 4, no. 3, pp. 192–200, 2010.
[99] N. Donaldson, “Passive signalling via inductive coupling,”
Medical&Biological Engineering&Computing, vol. 24, no. 2, pp.
223–224, 1986.
[100] Z. Tang, B. Smith, J. H. Schild, and P. H. Peckham, “Data trans-
mission from an implantable biotelemeter by load-shift keying
using circuit configuration modulator,” IEEE Transactions on
Biomedical Engineering, vol. 42, no. 5, pp. 524–528, 1995.
[101] W. Xu, Z. Luo, and S. Sonkusale, “Fully digital BPSK demodula-
tor and multilevel LSK back telemetry for biomedical implant
transceivers,” IEEE Transactions on Circuits and Systems II:
Express Briefs, vol. 56, no. 9, pp. 714–718, 2009.
[102] L. Zhou and N. Donaldson, “A fast passive data transmission
method for ENG telemetry,” Neuromodulation, vol. 6, no. 2, pp.
116–121, 2003.
[103] D. Cirmirakis, D. Jiang, A. Demosthenous, N. Donaldson, and
T. Perkins, “A fast passive phase shift modulator for inductively
coupled implanted medical devices,” in Proceedings of the 38th
European Solid-State Circuits Conference (ESSCIRC ’12), pp. 301–
304, Bordeaux, France, September 2012.
[104] M. Kiani andM. Ghovanloo, “A 20-Mb/s pulse harmonic mod-
ulation transceiver for wideband near-field data transmission,”
IEEE Transactions on Circuits and Systems II: Express Briefs, vol.
60, no. 7, pp. 382–386, 2013.
[105] M. Ghovanloo and K. Najafi, “A wideband frequency-shift key-
ing wireless link for inductively powered biomedical implants,”
IEEE Transactions on Circuits and Systems I: Regular Papers, vol.
51, no. 12, pp. 2374–2383, 2004.
[106] Z. Luo and S. Sonkusale, “A novel BPSK demodulator for
biological implants,” IEEE Transactions on Circuits and Systems
I: Regular Papers, vol. 55, no. 6, pp. 1478–1484, 2008.
[107] P. P. Mercier, A. C. Lysaght, S. Bandyopadhyay, A. P. Chan-
drakasan, and K. M. Stankovic, “Energy extraction from the
biologic battery in the inner ear,” Nature Biotechnology, vol. 30,
no. 12, pp. 1240–1243, 2012.
[108] N. Saeidi, M. Schuettler, A. Demosthenous, and N. Donaldson,
“Technology for integrated circuit micropackages for neu-
ral interfaces, based on gold-silicon wafer bonding,” Journal
of Micromechanics and Microengineering, vol. 23, Article ID
075021, 12 pages, 2013.
[109] P. Mohseni and K. Najafi, “A fully integrated neural recording
amplifier with DC input stabilization,” IEEE Transactions on
Biomedical Engineering, vol. 51, no. 5, pp. 832–837, 2004.
[110] W. S. Liew, X. D. Zou, L. B. Yao, and Y. Lian, “A 1-V 60𝜇W
16-channel interface chip for implantable neural recording,” in
Proceedings of the 31st IEEE Custom Integrated Circuits Confer-
ence (CICC ’09), pp. 507–510, San Jose, Calif, USA, September
2009.
[111] S. Rai, J. Holleman, J. N. Pandey, F. Zhang, and B. Otis, “A
500𝜇Wneural tag with 2𝜇Vrms AFE and frequency-multiplying
MICS/ISM FSK transmitter,” in Proceedings of the IEEE Inter-
national Solid-State Circuits Conference (ISSCC ’09), vol. 1, pp.
212–213, San Francisco, Calif, USA, February 2009.
[112] F. Shahrokhi, K. Abdelhalim, D. Serletis, P. L. Carlen, and R.
Genov, “The 128-channel fully differential digital integrated
neural recording and stimulation interface,” IEEE Transactions
on Biomedical Circuits and Systems, vol. 4, no. 3, pp. 149–161,
2010.
[113] R. R. Harrison, P. T. Watkins, R. J. Kier et al., “A low-power
integrated circuit for a wireless 100-electrode neural recording
system,” IEEE Journal of Solid-State Circuits, vol. 42, no. 1, pp.
123–133, 2007.
[114] A. Bonfanti, M. Ceravolo, G. Zambra et al., “A multi-channel
low-power IC for neural spike recording with data compression
and narrowband 400-MHz MC-FSK wireless transmission,” in
Proceedings of the 36th European Solid-State Circuits Conference
(ESSCIRC ’10), pp. 330–333, Seville, Spain, September 2010.
[115] S. B. Lee, H.-M. Lee, M. Kiani, U.-M. Jow, and M. Ghovanloo,
“An inductively powered scalable 32-channel wireless neu-
ral recording system-on-a-chip for neuroscience applications,”
IEEETransactions on Biomedical Circuits and Systems, vol. 4, no.
6, pp. 360–371, 2010.
[116] K. Abdelhalim, L. Kokarovtseva, J. L. P. Velazquez, and R.
Genov, “915-MHz FSK/OOK wireless neural recording SoC
with 64 mixed-signal FIR filters,” IEEE Journal of Solid-State
Circuits, vol. 48, no. 10, pp. 2478–2493, 2013.
International Journal of
Aerospace
Engineering
Hindawi Publishing Corporation
http://www.hindawi.com Volume 2014
Robotics
Journal of
Hindawi Publishing Corporation
http://www.hindawi.com Volume 2014
Hindawi Publishing Corporation
http://www.hindawi.com Volume 2014
 Active and Passive  
Electronic Components
Control Science
and Engineering
Journal of
Hindawi Publishing Corporation
http://www.hindawi.com Volume 2014
 International Journal of
 Rotating
Machinery
Hindawi Publishing Corporation
http://www.hindawi.com Volume 2014
Hindawi Publishing Corporation 
http://www.hindawi.com
 Journal of
Engineering
Volume 2014
Submit your manuscripts at
http://www.hindawi.com
VLSI Design
Hindawi Publishing Corporation
http://www.hindawi.com Volume 2014
Hindawi Publishing Corporation
http://www.hindawi.com Volume 2014
Shock and Vibration
Hindawi Publishing Corporation
http://www.hindawi.com Volume 2014
Civil Engineering
Advances in
Acoustics and Vibration
Advances in
Hindawi Publishing Corporation
http://www.hindawi.com Volume 2014
Hindawi Publishing Corporation
http://www.hindawi.com Volume 2014
Electrical and Computer 
Engineering
Journal of
Advances in
OptoElectronics
Hindawi Publishing Corporation 
http://www.hindawi.com
Volume 2014
The Scientific 
World Journal
Hindawi Publishing Corporation 
http://www.hindawi.com Volume 2014
Sensors
Journal of
Hindawi Publishing Corporation
http://www.hindawi.com Volume 2014
Modelling & 
Simulation 
in Engineering
Hindawi Publishing Corporation 
http://www.hindawi.com Volume 2014
Hindawi Publishing Corporation
http://www.hindawi.com Volume 2014
Chemical Engineering
International Journal of  Antennas and
Propagation
International Journal of
Hindawi Publishing Corporation
http://www.hindawi.com Volume 2014
Hindawi Publishing Corporation
http://www.hindawi.com Volume 2014
Navigation and 
 Observation
International Journal of
Hindawi Publishing Corporation
http://www.hindawi.com Volume 2014
Distributed
Sensor Networks
International Journal of
